CBP数据手册里面的jittered clock什么意思？

05-08

如题。总不能理解成时钟抖动吧?是不是经过了一种什么处理的时钟?

Being driven by the 32 kHz jittered clock [/COLOR]during UART sleep mode for each of three UART
The CP must program the voice codec jittered clock [/COLOR]generator with the appropriate divider, offset, and constant values to generate the correct clock frequency.

上下文?

上一篇：FLASH进行压力测试的问题
下一篇：关于23D+DSP无法进行ADC校准