CST MWS中Discrete port设置为voltage port,constant voltage amplitude如何理解?
05-08
帮助文档中的内容:
Voltage port: This port type realizes a voltage source, exciting with a constant voltage amplitude. If this port is not stimulated in the transient analysis, the voltage along the wire is set to zero. The voltage excitation signal will be recorded during the solver run.
exciting with a constant voltage amplitude. 这句话不好理解,激励既然是脉冲,如何来定义常数的幅度呢?
Voltage port: This port type realizes a voltage source, exciting with a constant voltage amplitude. If this port is not stimulated in the transient analysis, the voltage along the wire is set to zero. The voltage excitation signal will be recorded during the solver run.
exciting with a constant voltage amplitude. 这句话不好理解,激励既然是脉冲,如何来定义常数的幅度呢?
按照帮助文件所说,电压形式的离散端口看作一个理想电压源,这种情况下为什么激励是脉冲?小编你有相关的帮助文件证明么?
管理员,你好,你的意思是CST默认的Excitation Signals 在此时是没有用的吗?谢谢。
相关文章:
- CST MWS如何将材料设置为介电常数波浪型变化? (05-08)
- CST MWS中如何将一个曲面设置为理想磁壁 (05-08)
- 请问CST如何将理想导体(PEC)设置为对电子透明? (05-08)
- CST MWS如何将介电常数设置为表达式 (05-08)
- CST MWS正弦激励信号的总时间(Ttotal)应该设置为多少合理呢? (05-08)
- CST MWS中的激励端口设置是不是输入的那一端设置为激励端口? (05-08)
射频专业培训教程推荐