淘宝官方店推荐课程在线工具联系方式关于我们

	微波射频仿真设计 Ansoft Designer 中文培训教程 \| HFSS视频培训教程套装
	Agilent ADS 视频培训教程 \| CST微波工作室视频教程 \| AWR Microwave Office

首页 >> Ansoft Designer >> Ansoft Designer在线帮助文档

Ansoft Designer / Ansys Designer 在线帮助文档：

Using Component Libraries >
Using the Padstack Editor >
Pad Behavior in Vias and Pins

Pad Behavior in Vias and Pins

The pad(s) used in a particular via/pin are determined by the padstack definition and by the intersected primitives in their nets. Multiple pads are sometimes defined for the same layer.

• The intersection point between the central axis of a via/pin and the intersected layers is inspected to determine its metal type (fill, trace, or unpresent). By definition, ground layers are fill-metal with primitives defining scratch areas.

• If a fill is intersected, the net of the fill is also taken into consideration.

• Based on the intersection of the fill/net/pads that are defined in the padstack definition, the choice of pad that is used is determined using the following algorithm:

Note

Anti pads subtract material from the fill area.

HFSS视频教程 ADS视频教程 CST视频教程 Ansoft Designer 中文教程


Copyright © 2006 - 2013 微波EDA网, All Rights Reserved 业务联系：mweda@163.com